Abstract-In this paper, the small signal stability issue of a dual-active-bridge (DAB) converter enabled dc microgrid is addressed. The derived impedance characteristic of the source DAB converter reveal that the stability of this dc grid is decided by the low-frequency terminal behaviors of integrated units, which is different from that of dc microgrids powered by other types of source converters. At this low-frequency range, the tightly regulated load converter exhibits constant power load behavior even with a low control bandwidth, which degrades system stability by exacerbating interactions among power converters. Moreover, the deployed power management strategy requires operating mode transitions of energy storage units to achieve intelligent power flow, which further complicates system impedance characteristics. To analyze and solve these issues, the systematic impedance models of this dc grid under different operation modes are derived and analyzed. Reduced-order lowfrequency models are simplified from the systematic impedance model to unravel the resonance mechanism. In addition, an impedance shaping technique is proposed to eliminate the resonant path in the reduced-order low-frequency models, therefore the dc grid stability has been improved. Finally, a hardware-inthe-loop application with OPAL-RT real-time simulators is used to validate proposed methods.
are increasingly becoming a popular solution in LV residential and commercial applications.
Despite of above advantages, dc microgrids are also facing some challenges. Small signal stability issue is one challenge that needs to be addressed to maintain the dc microgrid stability, which is usually caused by: 1) constant power load (CPL) behavior of tightly regulated load converters [6] [7] [8] and 2) interactions among multiple power converters [9] [10] [11] [12] [13] . The CPL behavior of load converter introduces a negative incremental impedance within its control bandwidth, which reduces the damping inertial and degrades system stability. On the other hand, the interactions among multiple power converters can induce resonances depending on the controllers and filters of power converters. Since the design of controllers and filters are highly related to the converter topologies and applications, the stability challenges for different types of dc microgrids are determined by the employed power converters.
A standalone dc microgrid usually consists of buck and boost type converters to integrate PV arrays, batteries, and loads. The resonance in this system is mainly induced by the high order passive elements with frequency up to kilohertz range [7] . The dc bus stability issue of grid-tied dc systems has been reported in [6] , [14] , and [15] , where the source converter is either a power factor correction (PFC) rectifier or a twostage ac/dc converter called energy control center (ECC). Since only dc loads and three-phase ac loads are considered in those system, the output capacitor design for the source converters is decided by switching harmonics, resulting in similar terminal behavior of the source converters. Specifically, their output impedances at frequency range blow several kilohertz are mainly decided by the controllers, while they are determined by their output capacitors at higher frequency range. In these cases, the controller interactions among power converters can lead to instability from hundreds hertz to several kilohertz. Therefore, these grid-tied microgrids and the standalone grids face the same challenges in terms of resonance frequency. In high-frequency ranges, the load converter may lose its negative incremental impedance characteristic if its control bandwidth is not high enough [16] . Thus, it does not deteriorate the small signal stability by reducing system damping inertia at the high resonance frequency. In addition, the power control loop is always slow and has trivial effect on terminal impedance at the high resonance frequency, so it can be neglected while addressing system stability.
2168-6777 © 2017 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Recently, a grid-tied dc microgrid enabled by a dual-activebridge (DAB) converter-based solid-state transformer (SST), as shown in Fig. 1 , became popular because the SST has the advantages of bidirectional power flow, high efficiency, galvanic isolation, etc. The design of source DAB converter can be referred to [17] , where its output capacitor needs to not only filter the switching harmonics but also buffer the double line frequency caused by the rear-end inverter. Consequently, the source DAB converter exhibits a dominant capacitive impedance above tens hertz as shown in latter analysis. Because of this impedance characteristic, the dc grid enabled by the source DAB converter has good immunities to high-frequency resonance which normally happens in other dc microgrids, and the possible instability issue will be mainly caused by control-related low-frequency impedance characteristics of integrated units. In such a low-frequency range, CPL behavior of the load converter is maintained even with a low control bandwidth, which will exacerbate the controller interactions among power converters. In addition, the slow power control loop cannot be neglected in the impedance model since the low-frequency impedance characteristics are of interest. Furthermore, the power management strategy requires intelligent mode transition of distributed energy storage devices (DESDs) with respect to system operating conditions, which also results in distinctive terminal behaviors of the DESD unit.
The above features of the DAB enabled dc grid are analyzed in terms of small signal stability, and a low-frequency resonance has been observed. Thus, dedicated resonance mitigation techniques are required to maintain system stability. Virtual impedance-based stabilization method is a popular and effective resonance mitigation technique, and the common way of implementing virtual impedance is to feedback or feedforward specific state variables to emulate desired circuit behaviors [12] , [13] . Both direct and optimal methods are proposed in [13] to mimic a virtual impedance in paralleled with load converters. However, the proposed methods cannot change the CPL behavior of load converters at very low-frequency range based on provided bode plots. Therefore, these techniques cannot be applied to improve the DAB enabled microgrid stability directly. Furthermore, the virtual impedance-based method usually requires additional sensors to obtain desired state variables, which increases the system cost. The systematical impedance shaping techniques for DAB converters are proposed in [18] to realize the desired output impedances, which are derived from Mason's gain formula where only the impedance magnitude is of interest. To analyze and solve stability issues, both phase and magnitude should be considered coordinately to assure adequate stability margin. In addition, these stabilization methods described above are realized by modifying the control structure, which change the original control-to-output transfer function. As a consequence, a tradeoff design has to be conducted by considering both single converter stability and desired damping function. In this paper, a resonance mitigation controller is proposed and implemented in series with the voltage controller of source DAB converter, which does not change the converter's original control structure. The method requires less computation efforts to evaluate converter stability after damping controller is utilized. In addition, there is no need for additional sensors. By applying proposed method, the resonant path in derived reduced-order low-frequency impedance model is eliminated so that system stability can be enhanced.
The rest of this paper is organized as follows. Section II presents system configuration and control schemes of the DAB converter enabled dc microgrid, and the system impedances are derived and analyzed. In Section III, system stability is evaluated using the derived impedance, and the effects of different DESD operating modes are also explored. In Section IV, a reduced-order low-frequency impedance model is derived to demonstrate the resonance mechanism, from which a resonance mitigation method is proposed to enhance system stability. Online impedance measurement and real-time simulation results are provided in Section V to verify the proposed method. Finally, Section VI concludes this paper.
II. IMPEDANCE DERIVATION OF A DAB CONVERTER ENABLED DC MICROGRID

A. System Description
The system configuration of a DAB converter enabled dc microgrid is depicted in Fig. 2 . The source DAB converter of SST is assumed to be decoupled from the front-end rectifier due to the high-voltage dc link capacitor. It utilizes multiple control loops where the output voltage v dc and output current i dc are sensed back for dc bus voltage regulation. The rear-end inverter is in grid-forming mode to control the output voltage v ac and the load buck converter steps down dc bus voltage to feed loads, which can be treated as CPLs since the output voltages are tightly regulated. The battery is integrated to the dc bus through a DAB converter and employs two different control schemes depending on system operating conditions. In constant current control mode, the battery charging/discharging current i b is regulated to be its maximum value; while in droop control mode, an outer droop control loop is added in so that the DESD operates coordinately with SST to meet system power demand.
The control modes of DESD are determined by the power management strategy as described in Fig. 3 [19] . When dc bus voltage is within the boundary of V B to V D , voltage droop control is adopted for DESD so that it can achieve seamless transition between charging and discharging mode automatically (trajectory from point D to point B). However, the DESD power rating has not been fully utilized in this voltage range since the DESD output power is lower than its maximum power limit. For example, DESD discharging current at point B is lower than its output current limit value even though the bus voltage is below its nominal value of 400 V. If the load is too heavy, the bus voltage will decrease or even collapse. To prevent that, a constant current control is also implemented in the DESD. Once the bus voltage value is lower than V B , the DESD will output its maximum current to maintain bus voltage (trajectory from point B to point A). The control method of DESD in charging mode is similar to that in discharging mode, so only DESD in discharging mode is considered hereafter.
B. System Impedance Derivation
The DAB converters have been used as the source converter in SST and to integrate batteries in DESD, but their output impedances are not the same due to the control schemes employed. The source DAB converter has multiple control loops, so its output impedance derivation is different from single voltage loop controlled DAB converter analyzed in [20] . The DESD DAB converter uses direct or indirect inputside current regulation in two control modes, which leads to different output impedances compared to that of source DAB converter. In this section, the output impedances of DAB converters have been derived and analyzed. The impedance derivation of rear-end inverter and dc load converter is not provided here, but can be referred to [7] and [21] .
The control diagram of the source DAB converter is depicted in Fig. 4 (a). It contains a droop control loop, an outer voltage control loop and an inner current control loop. The output impedance of source DAB converter can be derived in (1) shown at the bottom of the page, where G v and G c are the voltage and current controller, respectively, r sst is the droop coefficient of source DAB converter, T is the sampling period, G d is the control delay, H sv and H sc are the feedback coefficients, respectively; L k is the transformer leakage inductance, n is the transformer turns ratio, D is the phase shift duty ratio, C is the DAB converter output capacitor, g od and g ov i can be obtained from the DAB converter small signal model [22] ; v in is DAB converter input voltage, while v o , v * o , and v * nom are DAB converter output voltage, output voltage reference value, and nominal value of dc bus voltage, respectively.
For the DESD DAB converter, it has two different control diagrams depending on the adopted control schemes. When DESD works in constant current control mode, it can be treated as a current source while the dc bus voltage is regulated by the source DAB converter. In this case, the control diagram of the DESD DAB converter is shown in Fig. 4(b) , and its output admittance is expressed as 
where i b and i * b are the battery discharging current and battery discharging current reference value, respectively; g id and g iv o can be obtained from the DAB converter small signal model [22] ; A, B, E, and F are symbolic mathematical term to present the derived impedance concisely.
When DESD is in droop control mode, the dc bus voltage is regulated by both source DAB converter and DESD DAB converter. Therefore, the DESD DAB converter should be treated as a voltage source. In this case, the control diagram of the DESD DAB converter is shown in Fig. 4(c) , and its output impedance is given by (7) , shown at the bottom of the page, where r bat is the droop coefficient of DESD DAB converter; A and B have been defined in (5) .
The circuit and control parameter of source DAB converter are given in the Appendix, and detailed design method can be found in [17] and [23] . The frequency response of source DAB converter output impedance is shown in Fig. 5(a) . When the frequency is greater than 10 Hz, the impedance magnitude is descending at 20 dB/decade and its phase is around −90°. This dominant capacitive impedance characteristic ensures that the system has high stability robustness beyond this frequency range. Whereas, the frequency response of source DAB converter below 10 Hz mainly depends on the adopted control strategy, which can interact with other converters and cause stability issues. If the frequency above which the source DAB converter reveals dominant capacitive impedance is defined as the critical frequency, then the critical frequency of this source DAB converter is one to two order of magnitude lower than that of PFC rectifier and ECC given in [8] and [15] . Within the critical frequency, load converters exhibit negative input impedances even with low control bandwidths, which could exacerbate the control-dominant impedance interactions among power converters. The circuit and control parameters of DESD DAB converter are also listed in the Appendix. In constant current control mode, the frequency response of DESD DAB converter output admittance is depicted in Fig. 5(b) . At high-frequency range beyond 30 Hz, the impedance characteristic is decided by its output capacitor; while it shows a pure resistive feature at low-frequency range below 10 Hz. However, this is not the case when DESD works in droop control mode. As shown in Fig. 5(c) , the output impedance of DESD DAB converter exhibits an inductive impedance feature below 100 Hz, then it gradually turns to capacitive impedance as frequency increases.
III. STABILITY ANALYSIS OF THE DAB CONVERTER
ENABLED DC MICROGRID The output impedance characteristic of DESD DAB converter varies depending on adopted control strategy, thus it has different effect on system stability in two control modes. In addition, the equivalent circuit of DESD DAB converter can either be voltage source type in droop control mode or current source type in constant current control mode, which poses a challenge on formulating a concise impedance-based stability criterion for system stability assessment. Therefore, system stability when DESD unit operates in two control modes need to be investigated separately. Due to the symmetrical operation feature of DAB converter under bidirectional power flow, here we only focus on the first quadrant of Fig. 3 , where both source DAB converter and DESD DAB converter are providing power to meet load demand. Besides, the operating point A is designed to be overlapped with B so that the power generation and distribution in this dc grid remain the same during the model transition. Therefore, dc grid small signal stability can be analyzed without considering the deviated operating conditions caused by mode transition.
The impedance model of the dc grid is depicted in Fig. 6 . The DESD unit is modeled as a current source in paralleled with its output admittance in constant current control (Mode 1), while a voltage source in series with its output impedance in droop control (Mode 2). Although they are alternative representation to each other from the circuit point of view, they cannot be treated as equivalent when investigating the stability issue [24] . Two system impedance models, corresponding to two DESD control modes, are further simplified individually in Fig. 7 . All Norton type circuits are combined in order to derive concise stability metrics to assess system stability.
The dc bus voltage when DESD operates in Mode 1 is derived as
Assuming that each unit integrated to the dc bus is stable individually, the term Z sst_DAB · Y tot can be treated as a global minor loop gain (GMLG), and the system is stable if the Nyquist plot of GMLG does not encircle the point of (−1, j 0) [25] . 
The dc bus voltage when DESD operates in Mode 2 is derived as
It is noticed that due to the mode transition, the impedance factors determining the system stability in (10) is different compared to (8) . Under the same assumption that individual stability of each unit is guaranteed, the numerator of the right term in (10) can be neglected while addressing system stability. In other word, system stability is only determined by the denominator. Thus, this denominator can be defined as the unified stability metric (USM), which is no longer organized in the one plus impedance ratio type. In this case, the right-halfplane zeros (RHZ) in the output impedance of output voltage controlled converters could be overlooked and result in stability assessment failure. To address this issue, the improved ratio type criterion from [26] and multiple loop stability analysis method from [27] are proposed, which are not computationally efficient due to two step calculations. The sum type criterion is one step calculation, but not applicable when the stability margin in classic control theory is required [26] . Since the RHZ of the USM will result in instability issue, the pole-zero map of USM is used here to analyze dc microgrid stability. The system damping ratio determined by the dominant zeros of USM can be treated as the stability margin, which should be large enough to mitigate the CPL effect.
To verify proposed stability analysis methods, a study case is created where the source DAB converter is consuming 20 kW power from the ac grid, and a DESD DAB converter is integrated to the dc bus to provide 3 kW power. A 5 kW ac load and an 18 kW dc load are fed through a rear-end inverter and a buck converter, respectively. System stability analysis under two operating modes is depicted in Fig. 8 , respectively. The Nyquist plot of GMLG is depicted in Fig. 8(a) when DESD is in Mode 1. Since the critical point of (−1, j 0) is not encircled, the system is stable. The intersection point of the Nyquist trajectory with the negative real axis is around 0.5, meaning an approximate 6 dB stability margin is achieved. Thus, even though some approximations are made while deriving the impedance model, this dc grid is still robust enough to stability issue. On the other hand, the zoomed-in pole-zero map of the USM is depicted in Fig. 8(b) when DESD works in Mode 2. Although there are no zero pairs locate at right-half plane, the dominant zeros are very close to imaginary axis, meaning the system does not have large damping inertial. Considering that load converters exhibit negative incremental impedances, low-frequency resonance could happen at 7.37 Hz because of insufficient damping capability.
IV. PROPOSED RESONANCE MITIGATION METHOD
Since the DAB converter enabled dc grid is prone to lowfrequency resonance, effective resonance mitigation techniques are required to suppress it. In this section, reduced-order lowfrequency impedance models are proposed by only taking account of circuit behavior around possible resonance frequency. Consequently, the resonance mechanism is explicitly revealed. In addition, the reduced-order impedance models transform instability factors, i.e., interactions among power converters and negative incremental impedance of load converters, into a 1-D problem so that they can be analyzed coordinately. Moreover, it provides a guidance on how to reshape the system impedances at resonance frequency range to enhance system stability.
A. Reduced-Order Low-Frequency Models
System impedances derived in Section II are in high order expression, which although can be used for stability analysis, do not provide an insightful and simple perspective on why instability occurs. In order to unwrap the intrinsic resonance mechanism, the impedance model of Fig. 7 is further simplified by only considering terminal behaviors of power converters around resonance frequency. The stability analysis in Section III indicates a possible resonance occurs below 10 Hz. As shown in Fig. 5 , the source DAB converter has a capacitive output impedance at this frequency range; the DESD DAB converter can be treated as a resistor in constant current control, while an inductive impedance in droop control; the tightly regulated load converters are simplified as negative resistors to represent CPL characteristics. Therefore, reducedorder low-frequency impedance models can be constructed as depicted in Fig. 9 .
In Fig. 9(a) , there is no resonance path in the reduced-order impedance model when DESD operates in constant current control. Besides, the positive resistor emulating the DESD compensates the negative incremental impedance introduced by load converters. Therefore, system is stable in this case. However, when DESD is working in droop control, it exhibits an inductive impedance behavior which interacts with the capacitive impedance of source DAB converter to form a resonance path as depicted in Fig. 9(b) . Meanwhile, the system does not have sufficient damping capability to mitigate the negative effect of load converters. Thus, system is more prone to instability when DESD DAB converter is in droop control. The analysis results from these reduced-order low-frequency models are consistent with stability assessment in Section III.
B. Proposed Active Damping Method
With the understanding of resonance mechanism shown in Fig. 9(b) , system stability can be improved by two active damping solutions. The first one is to add virtual resistors connected to the dc bus so that negative incremental resistances of load converters can be attenuated. However, this method cannot remove the resonance path. Since the CPL effect varies as the system operation condition changes, the virtual resistor should be able to provide sufficient damping function at the worst case. However, this could easily go beyond power converter's capability by violating single converter stability requirement [28] . In addition, the effect of virtual impedance depends on where it is implemented [18] , which adds difficulties selecting appropriate the virtual impedance method in design process. The second method is to modify the terminal characteristic of the source DAB converter or the DESD DAB converter so that the resonant path in Fig. 9(b) can be eliminated. Since the impedance of DESD DAB converter changes due to required mode transition, the terminal behavior modification of source DAB converter should be modified from capacitive to inductive around resonance frequency. As a result, system stability can be enhanced because the resonance path is removed at any load condition. Meanwhile, it will not bring any resonant path in Fig. 9(a) . Therefore, the second method is used to achieve resonance mitigation function. In order to realize desired terminal characteristic of source DAB converter, its output impedance is rearranged in (12) , shown at the bottom of the page. The low-frequency terminal behavior is decided by the term A 1 , A 2 , and A 3 . The term A 1 is negligible due to the presence of g od /n. The term A 2 contains both the voltage controller G v and sensor feedback coefficients. The low-pass filter function of the feedback terms is neglected at low-frequency range so that the sensor feedback coefficients are treated as 1. So the term A 2 is mainly determined by the proportional-integral-based voltage regulator (G v = 0.1 + 10/s). The term A 3 is the droop coefficient (r sst = 0.1). At the extremely low frequency, G v ≈ 10/s and the r sst is neglected. So the phase of Z sst_DAB decreases from 90°which indicates an inductive behavior. As the frequency increases, this phase will decrease to −90°d ue to the output capacitor. The bode plot comparison of simplified Z sst_DAB_simp only considering the term A 2 and the original Z sst_DAB_ori is provided in Fig. 10 . They are consistent at the low-frequency range which validates the above theoretical analysis. Since the low-frequency terminal behavior of the source DAB converter is highly related to voltage controller, a compensator should be added in the voltage control loop to modify the Z sst_DAB . Same method can be applied to analyze the DESD DAB output impedance. However, it is worth mentioning that the DAB output impedance is related to not only control parameters, but also control scheme and circuit parameters. Therefore, the source DAB converter and DESD DAB converter reveal different impedance characteris- tic at low-frequency range, which further create the resonant loop.
One the other hand, a phase boost is desired to modify the capacitive impedance of source DAB converter to an inductive one for resonance mitigation. With these considerations, a lead-lag compensation controller is selected to be added in series with the voltage controller as depicted in Fig. 11 . To achieve a desired-phase boost function around the resonance frequency, the lead-lag controller is designed and expressed as
where f 1 = 20 Hz and f 2 = 1 Hz. The output impedance of source DAB converter with and without the compensation controller is shown in Fig. 12 . With the proposed control, a phase boost is realized around the resonance frequency and the equivalent impedance of source DAB converter has been modified to an inductive one. Therefore, the resonant path is eliminated as shown in Fig. 13 .
System stability analysis with and without the proposed controller is shown in Fig. 14 . When DESD DAB converter is in constant current control, the intersection of Nyquist plot of GMLG with negative real axis has been pushed closer to the original point after proposed method implemented, which means higher gain margin is achieved. On the other hand, when DESD DAB converter is in droop control, the dominant zero moves far away from imaginary axis and the damping ratio has been increased from 0.177 to 0.9 with proposed control. The achieved damping function is sufficient to compensate the CPL effect; thus, the system is stabilized. Overall, with the proposed active damping technique, the system stabilities have been improved when DESD operates in both control modes. 
V. HARDWARE-IN-THE-LOOP VERIFICATION
OPAL-RT-based real-time simulation has been proven to be an effective verification method for dc system stability analysis [29] , [30] . Recently, OPAL-RT-based hardware-inthe-loop (HIL) approach has been presented in [31] [32] [33] to verify the proposed stability analysis and improvement techniques. In this paper, a HIL testbed consisting of an OPAL-RT real-time simulator (RTS) and an impedance measurement unit is used to verify the theoretical analysis. The HIL setup is depicted in Fig. 15 . The RTS executes the dc grid model, and transfers the simulated data to OP5607 I/O expansion unit. An Agilent E5061B network analyzer is used as an online impedance measurement unit, which sends injection signals to RTS and receives perturbed signals through the I/O expansion unit.
The HIL impedance measurement is conducted for DAB converters in the dc grid. The sweeping frequency range is from 5 Hz to 1.1 kHz with 501 measurement points to guarantee the accuracy. The output impedances of source DAB converter without and with proposed control are depicted in Fig. 16(a) and (b) , respectively. At the resonance frequency around 10 Hz, the output impedance turns from capacitive to inductive after proposed control implemented. The HIL measurement results are consistent with theoretical results shown in Fig. 12 .
For DESD DAB converter, the output admittance in constant current control mode and output impedance in droop control mode is depicted in Fig. 16(c) and (d) , respectively. They are nearly consistent with theoretical results in Fig. 5(b) and (c) . The only inconsistency denoted in Fig. 16(c) is caused by the low signal-to-noise ratio, which does not affect the system stability assessment.
The real-time simulation results without proposed control are depicted in Fig. 17 . When the DESD works in constant current control mode as shown in Fig. 17(a) , the system is stable. The dc bus voltage V dc is 395 V plus a negligible double line frequency components, which is less than its nominal value of 400 V because the source converter is sending power to meet load demand. Small signal instability occurs when the DESD works in droop control mode as shown in Fig. 17(b) . The dc bus voltage is oscillating around 8 Hz with a 175 V peak-to-peak amplitude. Meanwhile, the battery output current I bat is also in pulse at 8 Hz. This low-frequency current ripple would decrease battery life or even cause damages [34] . The load converters are tightly regulated, so the 8 Hz oscillations observed in their output voltage envelopes are trivial. The real-time simulation results are consistent with the theoretical analysis in Section III which indicates that the dc grid is prone to small signal instability at 7.37 Hz.
With the proposed active damping method implemented, the real-time simulation result when the DESD is in droop control mode is depicted in Fig. 18 . The oscillation at dc bus voltage V dc and battery output current I bat is mitigated, and the system is stabilized. Therefore, the effectiveness of the proposed control is validated. It is also noticed that I bat has a slightly greater double line frequency component compared to when the DESD works in constant current control mode because the battery output current is indirectly controlled in droop control mode.
VI. CONCLUSION
This paper addressed the small signal instability issue in a DAB converter enabled dc grid. The output impedance of DAB converters in this dc grid were derived with respect to the employed power management strategy and control schemes. A GMLG and a USM were derived to assess system stability when DESD converter operated in different control modes. The analysis of system impedance model revealed that lowfrequency resonance at 7.37 Hz would occur when the DESD converter operated in droop control mode because of both interactions among power converters and negative incremental resistance of CPLs. Reduced-order low-frequency impedance models were derived to unravel the resonance mechanism and a resonant path had been found that caused instability issues. An active damping technique was developed to eliminate the resonant path in the derived model so that system stability can be improved. Finally, the theoretical analysis and active damping technique had been validated through a HIL application with an OPAL-RT RTS. TABLE I  PARAMETERS OF THE SOURCE DAB CONVERTER   TABLE II   PARAMETERS OF THE DESD DAB CONVERTER TABLE III   PARAMETERS OF THE REAR-END INVERTER   TABLE IV PARAMETERS OF THE BUCK CONVERTER
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